CDCVF2505 数据手册 PDF

零件编号 : CDCVF2505

功能 : 3.3V Clock Phase-Lock Loop Clock Driver

制造商 : Texas Instruments

引脚图 :

CDCVF2505 datasheet

描述

The CDCVF2505 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the output clocks (1Y[0−3] and CLKOUT) to the input clock signal (CLKIN). The CDCVF2505 operates at 3.3 V. It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs provides low-skew, low-jitter copies of CLKIN. Output duty cycles are adjusted to 50 percent, independent of duty cycle at CLKIN. The device automatically goes in power-down mode when no input signal is applied to CLKIN.

Unlike many products containing PLLs, the CDCVF2505 does not require an external RC network. The loop filter for the PLLs is included on-chip, minimizing component count, space, and cost.

数据手册 PDF资料下载

CDCVF2505 pdf

文件中的其他数据表:
CDCVF2505,CDCVF2505D,CDCVF2505DG4,CDCVF2505DR,CDCVF2505DRG4